Regviz

Espressif Systems /ESP32-P4 /SPI2 /SPI_MISC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_MISC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/SPI2/SPI_MISC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SPI_CS0_DIS)SPI_CS0_DIS 0 (SPI_CS1_DIS)SPI_CS1_DIS 0 (SPI_CS2_DIS)SPI_CS2_DIS 0 (SPI_CS3_DIS)SPI_CS3_DIS 0 (SPI_CS4_DIS)SPI_CS4_DIS 0 (SPI_CS5_DIS)SPI_CS5_DIS 0 (SPI_CK_DIS)SPI_CK_DIS 0SPI_MASTER_CS_POL 0 (SPI_CLK_DATA_DTR_EN)SPI_CLK_DATA_DTR_EN 0 (SPI_DATA_DTR_EN)SPI_DATA_DTR_EN 0 (SPI_ADDR_DTR_EN)SPI_ADDR_DTR_EN 0 (SPI_CMD_DTR_EN)SPI_CMD_DTR_EN 0 (SPI_SLAVE_CS_POL)SPI_SLAVE_CS_POL 0 (SPI_DQS_IDLE_EDGE)SPI_DQS_IDLE_EDGE 0 (SPI_CK_IDLE_EDGE)SPI_CK_IDLE_EDGE 0 (SPI_CS_KEEP_ACTIVE)SPI_CS_KEEP_ACTIVE 0 (SPI_QUAD_DIN_PIN_SWAP)SPI_QUAD_DIN_PIN_SWAP

Description

SPI misc register

Fields

SPI_CS0_DIS

SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state.
SPI_CS1_DIS

SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state.
SPI_CS2_DIS

SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state.
SPI_CS3_DIS

SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state.
SPI_CS4_DIS

SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state.
SPI_CS5_DIS

SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state.
SPI_CK_DIS

1: spi clk out disable, 0: spi clk out enable. Can be configured in CONF state.
SPI_MASTER_CS_POL

In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state.
SPI_CLK_DATA_DTR_EN

1: SPI master DTR mode is applied to SPI clk, data and spi_dqs. 0: SPI master DTR mode is only applied to spi_dqs. This bit should be used with bit 17/18/19.
SPI_DATA_DTR_EN

1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state.
SPI_ADDR_DTR_EN

1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state.
SPI_CMD_DTR_EN

1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0: SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state.
SPI_SLAVE_CS_POL

spi slave input cs polarity select. 1: inv 0: not change. Can be configured in CONF state.
SPI_DQS_IDLE_EDGE

The default value of spi_dqs. Can be configured in CONF state.
SPI_CK_IDLE_EDGE

1: spi clk line is high when idle 0: spi clk line is low when idle. Can be configured in CONF state.
SPI_CS_KEEP_ACTIVE

spi cs line keep low when the bit is set. Can be configured in CONF state.
SPI_QUAD_DIN_PIN_SWAP

1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0: spi quad input swap disable. Can be configured in CONF state.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data